ESSDERC06 Workshop Slids

ISPSD06 Workshop Slids

Public  documents


INFORMATION
Site Map
FTP server


PARTNERS
AMIS
BOSCH
Cadence
CamSemi
EPFL
IMEC
KUL
UCam
UZag

DOWNLOADS
Logo Small 9 KB
Logo Medium 55 KB

NEXT MEETINGS
18th January 2006, Thursday,
Vilvoorde
Progress meeting
 

LAST MEETING
22nd September 2006, Friday,
Monteux
Progress meeting and the ESSDERC/ ESSCIRC satellite workshop
 

© Robuspic 2006

WELCOME

Welcome to the web site of the European research program ROBUSPIC (ROBUst mixed signal design methodologies for Smart Power ICs).

Smart power circuits and technologies contribute in a unique way to the realization of the system-on-chip concept by combining digital logic with analogue signal processing and power and high voltage switching. Design and fabrication of highly reliable and efficient Smart Power circuits is one of the most important strategic ways to reduce drastically energy losses in power systems by ensuring optimal energy conversion at all times. This is in line with major EC policies for use of clean energies, reducing pollution and generally building a friendly environment.

The main objective of this project is to enable a robust design of smart power circuits leading to a first-time-right design with built-in reliability and thus avoiding very costly over-dimensioning.

Start date: 01 December 2003

Duration: 3 years













counter
Smarter Power

Silvaco results 2D simulation
(Current density in a MOSFET)

SABER software
(example of circuit implementation)

Experimental characteristics
(IGBT Turn off)

Webdesign by SuPeRnOvA (2004)