24.4  Design of CMOS for 60GHz Applications

Chinh H. Doan, Sohrab Emami, Ali M. Niknejad, Robert W. Brodersen
University of California, Berkeley, CA

Recently, 7GHz of unlicensed bandwidth around 60GHz was opened allowing for a variety of applications including Gb/s point-to-point links, wireless local area networks with extraordinary capacity, and vehicular radar at nearby frequencies. Presently, the exploitation of this band is minimal because of the high cost of the compound semiconductor technology needed to process the mm-wave signals. However, as the high-frequency capabilities of CMOS improve through scaling, the question is not if, but when will CMOS become a viable alternative for mm-wave applications.

0.25µm CMOS technology allows for low-cost radio solutions up to nearly 6GHz, using relatively conventional circuit design and modeling techniques. However, increasing the operating frequency by a factor of 10 requires a new design methodology since the wavelength is now on the order of the dimensions of the chip components (on-chip λ=2.5mm at 60GHz). Although mm-wave CMOS circuits have been demonstrated [1], the optimal device design, performance, and appropriate models are unclear from these circuit experiments. The results presented here indicate that through careful optimization and modeling of the active and passive components, a standard 0.13µm CMOS process is capable of 60GHz operation, and subsequent generations will simply provide higher performance at lower power levels.

A die micrograph of a single transistor is shown in Fig. 24.4.1, with the associated circuit model of a single finger in Fig. 24.4.2. While distributed effects must often be taken into account in the design of passives, it is found that a lumped device model with appropriate parasitics is adequate for the active devices, due to their small dimensions. The most significant parasitics are the series source, drain, and gate resistances (R_s, R_d, R_g), non-quasi-static channel resistance (r_ns), and the resistive substrate network [2]. Terminal inductances (L_s, L_d, L_g) model the delay effects associated with interconnect wiring. Due to the high sheet resistance of silicided gates (~10^5Ω/µm), the gate resistance can be a limitation associated with CMOS transistors at high frequencies. However, by reducing the finger width, the effect of R_g is made negligible compared to the other resistive parasitics. Using narrow fingers also allows substrate contacts to be placed more closely to the device, minimizing the substrate losses.

To determine the optimum finger width for a 0.13µm, 1P6M CMOS process, multi-fingered common-source NMOS transistors with W_f=1–8µm and N_f=40–100, are fabricated and measured on-wafer to 65GHz. Small-signal transistor models are extracted for each device at numerous bias points (I_DS=20–300µA/µm, V_DS=1.2V). Reducing W_f from 2µm to 1µm results in an increase in f_max of 15%. The measured and modeled unilateral gain, maximum stable gain (MSG), maximum available gain (MAG), and current gain for a 100×1/0.13 NMOS transistor are shown in Fig. 24.4.3. The close fit between the measured and modeled unilateral gain, in particular, verifies that all critical losses are included. The measured f_max is 135GHz, and at 60GHz, the unilateral gain is 8.6dB while the MSG is 6.3dB.

For 60GHz circuit design, the reactive component values are very small, requiring inductance values on the order of 50–150pH. Direct implementation of these elements using spiral inductors do not have the required accuracy, so transmission lines are used with the appropriate length and termination. Another benefit of using transmission lines is that the well-defined ground return path confines the fields and significantly reduces coupling to adjacent structures.

Transmission lines store mostly magnetic energy in order to resonate with the intrinsic capacitance of the transistors. Thus, the loss in the line is primarily determined by Q_c.

There are two basic approaches for implementing transmission lines: microstrips and coplanar waveguides (CPWs). A major advantage of microstrip lines is the intrinsic shielding they provide from the lossy silicon substrate. In addition to reducing the shunt loss, the isolation provided by the ground plane also makes microstrip lines less sensitive to the processing details of the substrate. The biggest drawback to microstrip lines in CMOS is the close proximity of the ground plane to the signal line (~4µm) results in a very small distributed inductance. Consequently, CMOS microstrip lines typically have low inductive quality factors (Fig. 24.4.4).

CPWs are designed to be more inductive than microstrips. A CPW with conductor width, W, of 10µm and signal-to-ground spacing, S, of 7µm has a Q_c which is nearly double that of the microstrip (Fig. 24.4.4). CPW is also less sensitive to process variation, since the dimensions are determined by lithography and not oxide thicknesses. Furthermore, the coupling to the substrate manifests itself as a reduction in Q_c, which is not as critical. Another important issue for CPWs is the parasitic odd CPW mode, which can be effectively suppressed by placing underpasses at all discontinuities.

Distributed transmission line models are extracted from measured data for 1mm long CPW lines of different Z_0. The CPW lines are implemented on metal 6, which is 1µm thick copper. Passive circuits composed of these lines (e.g., a 30GHz bandpass filter, Fig. 24.4.5) are designed to verify that the behavior of a complex connection of CPWs is accurately predicted using simple scalable models. The measured and simulated results for the filter from 0.04–65GHz are shown in Fig. 24.4.5. The current loss is 2dB and the output return loss >20dB. The power consumption is 54mW from a 1.5V supply.

The 7GHz of unlicensed bandwidth around 60GHz offers a unique opportunity to provide a wide range of wireless services. Using a standard digital 0.13µm CMOS process, the basic elements required for operation at 60GHz are demonstrated, thus opening the door for CMOS to become the emerging mm-wave technology solution.

Acknowledgments:
The authors thank STMicroelectronics for chip fabrication. This work is funded by the DARPA TEAM project and the BWRC sponsoring companies.

References:
Figure 24.1: Micrograph of mm-wave test structures (80×1/0.13 NMOS and 30GHz CPW filter).

Figure 24.2: Physical model for one NMOS finger.

Figure 24.3: Measured and modeled gains for a 100×1/0.13 NMOS ($I_{DS}/W=300\mu A/\mu m$, $V_{DS}=1.2V$)

Figure 24.4: Measured and modeled $Q_L$ for microstrip and CPW.

Figure 24.5: Measured and simulated S-parameters for the 30GHz CPW filter.

Figure 24.6: Schematic of the 3-stage 60GHz amplifier.
Figure 24.4.7: Amplifier simulations using measured S-parameters (markers) and a small-signal model (solid lines) for the cascode.